SystemVerilog
The SystemVerilog leaderboard on RepoRanker shows open-source repos written primarily in SystemVerilog, with listings that remain discoverable after launch day. Top puts placements first by total, then other repos by GitHub momentum. Search matches are ordered by relevance first. Funding sources are shown on each placement. Unlike GitHub Trending, this board does not reset daily. 1 repo on RepoRanker.
Browse to find SystemVerilog projects worth contributing to, or list your SystemVerilog repo for free. Search these repos, or choose New to sort by submission date and filter by time.
Leaderboard
All time
Placements first, by total. The rest by GitHub momentum.
Most recently submitted to RepoRanker.
Submit a SystemVerilog repo for free
Free listing, live immediately, and it stays discoverable long after launch day. Paid placement is optional and starts at $3.